Micron Technology Logo

Micron Technology

Sr AMS Layout Engineer-DPG-LPDDR

Posted Yesterday
Be an Early Applicant
In-Office
Hyderabad, Telangana, IND
Senior level
In-Office
Hyderabad, Telangana, IND
Senior level
Lead custom analog and mixed-signal layout for LPDDR PHYs, addressing high-speed interface signal integrity, array-based byte-lane layouts, power/ground isolation, DRC/LVS and parasitic extraction, post-layout ECOs, JEDEC compliance, and cross-functional co-design to ensure first-silicon success and manufacturability. Support PPA and low-power optimization and contribute to layout automation and AI/ML-driven flow improvements.
The summary above was generated by AI
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Roles and Responsibilities
  • Own the custom analog and mixed signal layout of critical analog blocks for LPDDR PHYs, including critical Datapath, bias networks, IO analog frontends, and reference circuits, ensuring robustness across PVT, low noise coupling, and high matching accuracy.
  • Execute high-speed LPDDR interface layout (LPDDRx), addressing signal integrity challenges such as skew control, impedance matching, shielding, crosstalk mitigation, and jitter sensitivity in advanced nodes.
  • 6+ years of solid hands-on experience in analog and mixed signal, high-speed serial links..
  • Design and optimize array-based layouts for LPDDR DQ/DQS byte lanes, CA lanes, and replica paths, ensuring strict symmetry, pitch matching, repeatability, and scalability across multi-byte and multi-channel configurations.
  • Implement custom digital block layouts within the LPDDR PHY, including training logic, calibration engines, and test/debug circuitry, with careful consideration of clocking, congestion, and interaction with sensitive analog regions.
  • Drive layout-aware co-design with circuit designers to meet timing, noise, IR, and EM requirements for mixed-signal LPDDR blocks, incorporating parasitic awareness early in the design cycle.
  • Apply best practices for power distribution, grounding, and isolation, including guard rings, deep-N-well usage, decoupling strategies, and domain separation to protect critical analog and high-speed signals.
  • Perform DRC/LVS closure, parasitic extraction reviews, and correlation with simulation results to ensure silicon-accurate performance of high-speed and analog-intensive LPDDR blocks.
  • Support post-layout optimization and ECOs, resolving issues related to margin degradation, yield, and manufacturability while maintaining JEDEC compliance.
  • Collaborate closely with architecture, circuit, verification, and silicon debug teams to enable first-silicon success and high-volume manufacturability of LPDDR products.
  • Contribute to PPA optimization with a strong focus on low-power operation, area efficiency, and reliability requirements specific to LPDDR applications.
  • Foster a culture of knowledge sharing and continuous improvement, contributing to VXL-compatible layout flows, best practices, and design reviews that enable first-silicon success.
  • Leverage AI/ML knowledge as a value-add to support data-driven optimization, layout automation initiatives, and improved debug and correlation workflows

Education
  • B. Tech/B. E in Electronics, Electronics & Communications, or VLSI Engineering
  • M. Tech in Electronics engineering, Microelectronics or VLSI Engineering

About Micron Technology, Inc.
We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all . With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities - from the data center to the intelligent edge and across the client and mobile user experience.
To learn more, please visit micron.com/careers
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.
To request assistance with the application process and/or for reasonable accommodations, please contact [email protected]
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Micron Technology Hyderabad, Telangana, IND Office

The Skyview 20, 7th Floor, Sy. No. 83/1, Raidurgam, Madhapur, Hyderabad, Telangana , India, 500081

Micron Technology Madhapur, Telangana, IND Office

The Skyview 20, Level 7 No. 83/1, Raidurgam, Madhapur, Telangana, India, 500081

Similar Jobs at Micron Technology

53 Minutes Ago
In-Office
Hyderabad, Telangana, IND
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
As a Layout Design Engineer, you will design critical analog and mixed-signal layouts, perform verification, guide junior engineers, and manage multiple layout projects while ensuring quality and timely delivery.
Top Skills: Cadence VleCadence VxlMentor Graphics Calibre DrcMentor Graphics Calibre Lvs
53 Minutes Ago
In-Office
Hyderabad, Telangana, IND
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Layout Design Engineer will design and develop analog and mixed-signal layouts, perform layout verification, and manage multiple projects while collaborating with global teams.
Top Skills: Cadence VleLvsMentor Graphic Calibre DrcVxl
53 Minutes Ago
In-Office
Hyderabad, Telangana, IND
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead competitor analysis of DRAM modules, focusing on design, functionality, and performance. Collaborate with engineering teams and mentor junior engineers.
Top Skills: Ate/Uhs EnvironmentsDramHigh-Speed Signaling (Ddr4/Ddr5)Jedec StandardsOscilloscope-Based MeasurementsPmicsSi/Pi Tools

What you need to know about the Hyderabad Tech Scene

Because of its proximity to leading research institutions and a government committed to the city's growth, Hyderabad's tech scene is booming. With plans to establish India's first "AI city," the city is on track to become one of the world's most anticipated tech hubs, with companies like TransUnion, Schrödinger and Freshworks, among others, already calling the city home.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account