The Senior Verification Engineer will define verification architecture, implement methodologies, develop test plans, analyze simulation failures, and generate reports.
The Verification Engineer will define verification architecture, implement verification environment for block level, SoC subsystems and SOC top level design that use advance verification methodologies and meet established content, performance, quality, cost and schedule goals. He/She will also be responsible for the simulations of the SOC
Responsibilities
- Define overall verification strategies, methodologies, and simulation environment
- Work with RTL designers, system architects and block level verification engineers to develop top level verification requirements and test plans based on specifications.
- Develop, maintain and publish verification specifications.
- Analyze and debug simulation failures
- Generates code coverage and functional coverage report
- Run gate level simulation and debug them.
- Perform the constraint assertion-based verification
Qualifications and Skills
- BS in EE with 3+ years of experience or MS in EE with 1+ year experience
- Strong knowledge with ASIC Simulation Tool & Verification Language: all sign-off simulators, Verdi/Siloti
- Fluent in verification language such as UVM/OVM/System Verilog, Vera, Verilog
- Experience in writing Test-plans and creating directed and random test cases
- Strong scripting skills in Perl, Python, Linux shells etc.
Similar Jobs
Artificial Intelligence • Hardware • Automation • Manufacturing
Lead verification of digital blocks in mixed-signal SoCs: design testbench architecture and testplans, develop UVM/constrained-random environments, close functional and code coverage, debug and integrate block-level testbenches at SoC level, support post-silicon bring-up and ATE pattern development, and apply ML techniques to accelerate verification.
Top Skills:
AhbApbAte Pattern Bring-UpAxiConstrained RandomFormal VerificationFpga PrototypingGate Level SimulationHw EmulationMakefileMatlabOctavePerlPower Aware SimulationPythonUvm
Software
Lead design verification for out-of-order CPU cores: own DV strategy and execution, architect SystemVerilog/UVM testbenches, develop constrained-random and scenario libraries, define coverage and assertion sign‑off, debug complex OOO and memory/coherence issues, collaborate with RTL/microarchitecture/post‑silicon teams, and mentor junior DV engineers.
Top Skills:
Assertion-Based VerificationConstrained-Random VerificationCoverage-Driven VerificationIsaReference ModelsRtlScoreboardsSvaSystemverilogUvmUvm Environments
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The role involves defining verification scope, developing testbenches, executing tests, debugging RTL, and collaborating on verification methods for DRAM technology.
Top Skills:
PerlPythonRtlSimvisionSvUvmVerdiVerisiumVirtuosoXcellium
What you need to know about the Hyderabad Tech Scene
Because of its proximity to leading research institutions and a government committed to the city's growth, Hyderabad's tech scene is booming. With plans to establish India's first "AI city," the city is on track to become one of the world's most anticipated tech hubs, with companies like TransUnion, Schrödinger and Freshworks, among others, already calling the city home.
