The Senior Verification Engineer will define verification architecture, implement methodologies, develop test plans, analyze simulation failures, and generate reports.
The Verification Engineer will define verification architecture, implement verification environment for block level, SoC subsystems and SOC top level design that use advance verification methodologies and meet established content, performance, quality, cost and schedule goals. He/She will also be responsible for the simulations of the SOC
Responsibilities
- Define overall verification strategies, methodologies, and simulation environment
- Work with RTL designers, system architects and block level verification engineers to develop top level verification requirements and test plans based on specifications.
- Develop, maintain and publish verification specifications.
- Analyze and debug simulation failures
- Generates code coverage and functional coverage report
- Run gate level simulation and debug them.
- Perform the constraint assertion-based verification
Qualifications and Skills
- BS in EE with 3+ years of experience or MS in EE with 1+ year experience
- Strong knowledge with ASIC Simulation Tool & Verification Language: all sign-off simulators, Verdi/Siloti
- Fluent in verification language such as UVM/OVM/System Verilog, Vera, Verilog
- Experience in writing Test-plans and creating directed and random test cases
- Strong scripting skills in Perl, Python, Linux shells etc.
Similar Jobs
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Leads verification for sophisticated full-chip memory designs, including gate-level simulation, debugging, testbench development, stimulus creation, regression execution, timing analysis, and functional coverage improvement. Guides verification strategy, develops methodologies and flows, collaborates with global design teams, and identifies opportunities for responsible AI-based automation. The role focuses on DRAM and emerging memory architectures such as LPDDR and DDR.
Top Skills:
Ai-Assisted Verification ToolsCmosDdr5Ddr6DramGate-Level SimulationLpddr5Lpddr6PliSramSystemverilogUvmVerilog
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Performs IP, block, and subsystem ASIC verification using SystemVerilog and UVM, including test planning, testbench development, RTL debugging, assertions, scoreboards, functional and code coverage, mixed-mode verification, and signoff. Mentors junior engineers and collaborates with globally distributed technical teams to deliver first-pass products.
Top Skills:
AhbAi-Enabled Engineering ToolsAmbaApbAsicAxiRtlSystemverilogUvmVerilog
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Performs block and chip-level RTL verification for DRAM and emerging memory designs. Develops SV-UVM testbenches, test vectors, directed and constrained-random tests, and regression suites. Analyzes failures, debugs RTL and verification environments, closes functional and code coverage, identifies verification gaps, and supports tapeout readiness. Collaborates with design and international engineering teams, communicates risks and status, and uses scripting and approved AI tools to improve verification workflows.
Top Skills:
DramPerlPythonRtlSimvisionSv-UvmSystemverilogUvmVerdiVerisiumVirtuosoXcelium
What you need to know about the Hyderabad Tech Scene
Because of its proximity to leading research institutions and a government committed to the city's growth, Hyderabad's tech scene is booming. With plans to establish India's first "AI city," the city is on track to become one of the world's most anticipated tech hubs, with companies like TransUnion, Schrödinger and Freshworks, among others, already calling the city home.
