Design and deliver memory layout for advanced CMOS nodes, applying process rules, floor-planning, hierarchy layout, physical verification (LVS/DRC/ERC/EM), and chip integration while managing schedules and mentoring junior engineers.
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:Job Requirements:
- Minimum 3 years of experience with strong layout knowledge
- Bachelor's degree required.
- Proficiency in using Cadence tools (virtuotso layout, layotu XL, Cadence schematic capture, and verification tools - CALIBRE & Hercules).
- Strong layout knowledge in submicron processes (e.g. 7nm, 5nm, 3nm, 2nm).
- Experience in digital layout (Standard cell, Memory, I/O); analog layout experience is a plus.
Job Description:
- Understand and apply layout guidelines, new process rules, and technical requirements for good quality layout.
- Manage scheduling, timelines, and layout floor-planning.
- Responsible for start to end deliverables with quality within the planned schedule.
- Adapt quickly to new methodologies, remain open to new ideas, and communicate effectively with the SOC/library team.
Skill Set (Memory):
- Strong experience in Memory layout design and physical verification (LVS, DRC, ERC, Antenna, ElectroMigration) in CMOS processes.
- Experience with Cadence Layout tools (VIRTUOSO XL, VXL, or EXL) and CALIBRE verification tools.
- Proficiency in floor-planning, hierarchy layout, and chip integration.
- Understanding of memory architecture, RC requirement, ability to plan signal and power, based on the layout guidelines
- Knowledge of AI, automation in layout, Script Programming and SKILL Programming is a plus.
- Ability to lead, train junior engineers, and manage projects effectively.
- Good knowledge of memory layout topology; experience with memory compilers is a plus.
- Ability to lead new technology reviews to document layout methodologies, flows, and guidelines.
- Self-reliant with the ability to work both independently and collaboratively.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Similar Jobs
Software • Semiconductor • Manufacturing
Design and deliver high-quality memory layouts for advanced FinFET processes. Manage floor-planning, schedule, and chip integration; perform physical verification (LVS/DRC/ERC/Antenna/EM); lead and train layout teams; document methodologies and adapt to new process rules and automation.
Top Skills:
2Nm3NmA14AIAntenna ChecksCadence Schematic CaptureCadence VirtuosoCalibreCmos ProcessesDrcElectromigration (Em)ErcExlFinfet (Tsmc 5NmHerculesLayout AutomationLayout XlLvsMemory CompilersSamsung Lower Nodes)SkillVxl
Software • Semiconductor • Manufacturing
Lead memory layout design for advanced submicron processes using Cadence and Calibre tools. Own floor-planning, hierarchy layout, verification (LVS/DRC/ERC), scheduling, team leadership, and integration. Document methodologies and adapt flows for new process nodes while training junior engineers and ensuring on-time, high-quality deliverables.
Top Skills:
2Nm3Nm5Nm7NmAIAntennaCadence Schematic CaptureCadence VirtuosoCalibreChip IntegrationDrcElectromigrationErcExlFloor-PlanningHerculesHierarchy LayoutLayout AutomationLayout XlLvsMemory CompilersPower RoutingRc ExtractionSignal RoutingSkillVirtuoso XlVxl
Cloud • Information Technology • Security • Software • Cybersecurity
Serve as a field-facing technical authority bridging generative AI and enterprise security. Architect AI technical strategy, deliver demos and POVs, advise on LLM/RAG/agent risks and data protection, and scale enablement and product feedback across sales and engineering.
Top Skills:
AgentsApi IntegrationsCloud-Native Security PlatformsData Loss Prevention (Dlp)Llm ApisLlmsMcp (Model Context Protocol)Model OrchestrationPrompt WorkflowsRag (Retrieval-Augmented Generation)ScriptingZero TrustZscaler Platform
What you need to know about the Hyderabad Tech Scene
Because of its proximity to leading research institutions and a government committed to the city's growth, Hyderabad's tech scene is booming. With plans to establish India's first "AI city," the city is on track to become one of the world's most anticipated tech hubs, with companies like TransUnion, Schrödinger and Freshworks, among others, already calling the city home.
