Leads ASIC physical design for advanced-node silicon products, including floorplanning, partitioning, placement, clock-tree synthesis, routing, timing and signal-integrity closure, ECOs, power planning, and physical verification. Mentors engineers, leads block closure, interfaces with front-end ASIC teams, and applies low-power techniques such as voltage islands, power gating, and substrate biasing. Requires expertise with Cadence or Synopsys tools, PrimeTime, Perl, Tcl, and 7nm-or-smaller designs.
Company Description:
MosChip® Technologies is a publicly traded company with expertise in SILICON | PRODUCT | AI/ML Engineering solutions. The company has 1250+ engineers located in Silicon Valley-USA and India. MosChip® offers end-to-end silicon design, verification, systems, software, and device engineering solutions, including AI/ML solution design and test automation.
Role Description:
This is a full-time on-site role for a Senior Lead Physical Design Engineer based in Hyderabad. The Senior Physical Design Engineer will be responsible for tasks related to physical design, physical verification, logic design, circuit design, and RTL design in the development of silicon products.
Qualifications:
- He/She should be able to do block level PNR including PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks.
- Minimum of 7-15 years of experience in physical design.
- He/She should have worked on 7nm or lower node designs with adv low power techniques such as Voltage Islands, Power Gating and substrate-bias.
- Provide technical guidance, mentoring to physical design engineers.
- Lead a team of Physical design engineers and be responsible for their blocks’ closure
- Interface with front-end ASIC teams to resolve issues.
- Low Power Design - Voltage Islands, Power Gating, Substrate-bias techniques.
- Expertise in Timing closure on high speed interfaces is a plus
- Excellent communication skills.
- Strong Back ground of ASIC Physical Design: Floor planning, P&R, extraction, IR Drop Analysis, Timing and Signal Integrity closure.
- Extensive experience and detailed knowledge in Cadence or Synopsys.
- Expertise in scripting languages such as PERL, TCL.
- Strong Physical Verification skill set.
- Static Timing Analysis in Primetime or Primetime-SI.
- Good written and oral communication skills. Ability to clearly document plans.
- Ability to interface with different teams and prioritize work based on project needs.
MosChip Hyderabad, Telangana, IND Office
Hyderabad, India
Similar Jobs
Artificial Intelligence • Machine Learning • Semiconductor • Design
Leads ASIC physical design activities for advanced-node silicon products, including floorplanning, placement, routing, clock tree synthesis, timing and signal-integrity closure, physical verification, ECOs, and IR-drop analysis. Provides technical guidance and mentoring, leads physical design engineers, owns block closure, interfaces with front-end ASIC teams, and applies low-power techniques such as voltage islands, power gating, and substrate biasing. Requires expertise with Cadence or Synopsys tools, PrimeTime, Perl, and Tcl.
Top Skills:
Antenna ChecksAsic Physical DesignCadenceCircuit DesignClock Tree SynthesisDrcEcoFloorplanningIr Drop AnalysisLogic DesignLvsPartitioningPerlPhysical VerificationPlacementPnrPower GatingPrimetimePrimetime-SiRtl DesignScan-Chain ReorderingSi-Aware RoutingSignal IntegritySubstrate BiasSynopsysTclTiming AnalysisTiming ClosureVoltage Islands
Artificial Intelligence • Hardware • Security
Lead and execute ASIC backend implementation from RTL handoff through tapeout. Own floorplanning, power/plaus, placement, CTS, routing, timing closure, ECOs, and signoff. Define physical verification/signoff methodology, debug complex signoff issues, drive automation and shift-left practices, and coordinate contractors, vendors, and cross-functional teams to meet tapeout quality.
Top Skills:
AntennaCalibreDensity ClosureDrcEco MethodologiesErcGdsIc Validator (Icv)LvsMcmmPhysical SignoffPythonStaTclUpf
Artificial Intelligence • Hardware • Software
The role involves leading a team of Physical Design engineers in delivering high-performance silicon products while ensuring adherence to timing, power, and area requirements. Responsibilities include technical leadership, hands-on ownership of critical blocks, automation development, and stakeholder management to meet project milestones.
Top Skills:
Cadence InnovusCadence TempusPythonTcl
What you need to know about the Hyderabad Tech Scene
Because of its proximity to leading research institutions and a government committed to the city's growth, Hyderabad's tech scene is booming. With plans to establish India's first "AI city," the city is on track to become one of the world's most anticipated tech hubs, with companies like TransUnion, Schrödinger and Freshworks, among others, already calling the city home.
