Responsible for developing and integrating foundry rule decks, QA of PDKs, and automating verification processes using various programming languages.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Description:
- To develop & integrate foundry rule decks & technology files to support PDKs by using foundry provided process design kits as a starting point.
- PDK QA, verification and release methodology for decks and specialized setups including track patterns to aid in layout.
- Responsible for physical verification methodology, including installation, development, qualification, automation, and support –
- To develop scripts to automate LVS, DRC, RM,IR and Parasitic Extraction flows.
- And to support layout teams in verification flow issues.
- Ensuring QA of the integrated PDK’s with the custom design environment
- Add sub scripts to improve efficiency on QA process with adequate coverage.
- General tool usage support – real-time support of all tools, creating bug workarounds and filing CCRs with R&D
- Responsible for rule deck development - to implement process design rules into physical verification rules decks and QC for the rule decks.
- Responsible for interfacing with the design teams and foundry team to develop and verify our PDKs.
- Develop, own and maintain an automation frame work for efficiency improvement perspective for the design environment.
Position Requirements:
- Bachelor’s Degree in Electrical/Electronic Engineering or equivalent .
- 4-7 years of Work experience in PDK development and CAD enablement.
- Expertise in Cadence Python, SKILL, Perl programming languages.
- Knowledge of deep sub-micron CMOS processes, device physics and layout design.
- Experience with Cadence custom IC Virtuoso platform to create layout test structures, to validate verification rules and to troubleshoot errors.
- Experience in developing PDK device library components and definitions including SKILL parameterized cells (Pcell), symbols, CDF, callbacks, simulation/netlisting.
- Experience with physical verification tools for DRC, LVS and parasitic extraction, Cadence PVS, Assura is a plus.
- Working knowledge of revision control software (Git, sos, Subversion, Synchronicity, etc)
- Understanding on Pcell creation and enhancements to pcell parameters, device call backs etc is a plus
- Excellent technical problem solving skills.
- Excellent communication and presentation skills.
Top Skills
Assura
Cadence
Cadence Virtuoso
Git
Perl
Python
Skill
Similar Jobs
Cloud • Computer Vision • Information Technology • Sales • Security • Cybersecurity
The Sr. Software Engineer will create file format parsers, collaborate on machine learning features, and maintain software systems. Responsibilities include testing, optimization, and documentation.
Top Skills:
AWSAzureBitbucketC++GCPGitJenkinsJIRAPythonRust
Cloud • Computer Vision • Information Technology • Sales • Security • Cybersecurity
The Engineering Manager will lead the Linux sensor development team, manage engineers, drive technical strategy, and ensure high code quality for cybersecurity features.
Top Skills:
CC++EbpfKubernetesLinuxUnix
Information Technology • Consulting
Manage the planning, development, and launch of websites on WordPress, ensuring client objectives are met. Collaborate with various teams for project success.
Top Skills:
CSSHTMLJavaScriptPHPWordpress
What you need to know about the Hyderabad Tech Scene
Because of its proximity to leading research institutions and a government committed to the city's growth, Hyderabad's tech scene is booming. With plans to establish India's first "AI city," the city is on track to become one of the world's most anticipated tech hubs, with companies like TransUnion, Schrödinger and Freshworks, among others, already calling the city home.
