Full-Chip Principal Physical Design Engineer

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Built on decades ofBuilt on decades of expertise and execution, Marvell’s custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you’ll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server, 5G/6G, and networking applications.

What You Can Expect

• Take on a Full Chip Lead role, engaging with customers and stakeholders at a global level to drive technical deliverables and manage dependencies across the design cycle, including RTL Synthesis, DFT, Timing, Front-End (FE), and Power.

• Manage multi-million-gate hierarchical designs, including tasks like sizing, partitioning, chip top clock tree planning, and IO and bump planning. Ensure successful sign-offs for EM/IR, crosstalk, Timing, PV and DFM checks.

• Work on cutting-edge designs using the latest technology nodes (5nm, 3nm, 2nm), collaborating with global teams and demonstrating excellent problem-solving skills.

• Provide technical guidance, review designs, and mentor junior engineers, fostering a collaborative and productive environment.

• Utilize your proficiency in scripting languages such as PERL, TCL, AWK, or Shell to optimize workflows. Excellent written and oral communication skills are essential for effective collaboration and documentation.

• This role is ideal for individuals with strong technical expertise, problem-solving skills, and a passion for leading complex design projects in a global, cutting-edge environment.

What We're Looking For

• Have completed a Bachelor’s OR a Master's Degree in Electronics/Electrical/VLSI field and have at least 10 to 18 Years years of related professional experience in physical design at Partition/Subsystem/Chip level with a proven track record of successful tape-outs.

• Proficiency in RTL to GDS flows and methodologies, with significant experience in advanced nodes (7nm, 5nm, or below).

• Working knowledge of scripting languages (Perl, TCL, AWK, Python).

• Familiarity with Verilog/VHDL is advantageous.

• Strong interpersonal skills and the ability to work effectively in a collaborative team environment.

• In-depth expertise with industry-standard tools for synthesis, floor planning, placement, clock tree synthesis, routing, and physical verification

• Exceptional verbal and written communication skills

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-RS1