NVIDIA Logo

NVIDIA

ASIC Design and STA Engineer

Posted 12 Days Ago
Be an Early Applicant
In-Office
Hyderabad, Telangana, IND
Mid level
In-Office
Hyderabad, Telangana, IND
Mid level
Perform full-chip and chiplet-level static timing analysis (STA) from early design stages to signoff. Participate in top-level floorplanning and clock planning, integrate digital partitions and analog IP timing, optimize CAD signoff flows, and define timing/DFT constraints with logic and DFT teams to drive convergence.
The summary above was generated by AI

NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scalable and massively parallel computation horsepower that NVIDIA GPUs excel. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life’s work , to amplify human creativity and intelligence. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join our diverse team and see how you can make a lasting impact on the world!

NVIDIA is looking for a best-in-class ASIC STA Engineer to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency for today's AI platforms! Come and take a part in designing our groundbreaking large scale and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

What you will be doing:

  • Be in charge of full chip and/or chiplet level STA convergence from early stages to signoff.

  • Take part in top level floor plan and clock planning.

  • Optimize, together with CAD signoff flows and methodologies.

  • Digital Partitions' and analog IPs' timing integration, giving feedback to PD/RTL and driving convergence.

  • Work closely with logic design and DFT engineers to define and implement constraints for the various work modes, including their optimization for runtime and efficiency.

What we need to see:

  • B.SC./ M.SC. in Electrical Engineering/Computer Engineering.

  • 3+ years of experience in physical design and STA

  • Proven experience in RTL2GDS and STA design and convergence

  • Familiarity with physical design EDA tools (such as Synopsys, Cadence, etc.)

  • Hands on STA experience from early stages to signoff using Synopsis Primetime. Deep knowledge in timing concepts required.

  • Great teammate.

NVIDIA has some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry!

#LI-Hybrid

NVIDIA Hyderabad, Telangana, IND Office

Nanakramguda, Serilingampally Mandal, Plot # 6A&B, IT Park Layout, RR District, Hyderabad, Telangana , India, 500046

Similar Jobs

24 Minutes Ago
In-Office
Hyderabad, Telangana, IND
Senior level
Senior level
Artificial Intelligence • Big Data • Healthtech • Information Technology • Machine Learning • Software • Analytics
Lead applied research and engineering for LLMs, generative and multimodal models. Design, implement, and optimize scalable AI/ML pipelines and prototypes using modern frameworks. Deploy models with MLOps best practices, build APIs and integrations, evaluate model performance, and improve conversational search in medical content. Mentor peers, uphold responsible AI practices, and translate research into production-ready solutions focused on latency, cost, reliability, and ethical use.
Top Skills: Ci/CdDockerFastapiFlaskHugging Face TransformersLangchainMlflowMlopsOpenai ApiPyTorchStreamlitTensorFlowVector Databases
29 Minutes Ago
In-Office
Hyderabad, Telangana, IND
Mid level
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Memory Circuit Design Engineer will design and optimize memory circuits, manage layout processes, verify designs, and collaborate across teams to enhance product manufacturability.
Top Skills: Ai-Based ToolsCadDdr5Hbm3Lpddr5Lpddr6Memory/Logic/Analog CircuitsSimulation Tools
30 Minutes Ago
Easy Apply
Hybrid
Hyderabad, Telangana, IND
Easy Apply
Junior
Junior
Artificial Intelligence • Big Data • Cloud • Security • Software • Cybersecurity • Infrastructure as a Service (IaaS)
The role involves maintaining VMware and Jenkins infrastructure, automating tasks using Terraform, Ansible, and Packer, and supporting engineering teams in build and release processes.
Top Skills: AnsibleJenkinsLinuxPackerTerraformVMware

What you need to know about the Hyderabad Tech Scene

Because of its proximity to leading research institutions and a government committed to the city's growth, Hyderabad's tech scene is booming. With plans to establish India's first "AI city," the city is on track to become one of the world's most anticipated tech hubs, with companies like TransUnion, Schrödinger and Freshworks, among others, already calling the city home.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account